

```
Partno      Memory;
Revision    TMD8001RTC;
Date        01;
Designer    8/20/2006;
Company     Len Bayles;
Location    TMD Innovations;
Assembly    None;
Device      None;
            g16v8a;
```

```
/*
 *
 * ROM/RAM addressing With RTC.
 *
 */
```

```
/*
 * Inputs:
 */
```

```
Pin 1 = SW1;          /* Memory Configuration */
Pin 2 = SW2;          /* Memory Configuration */
Pin 3 = A11;
Pin 4 = A12;
Pin 5 = A13;
Pin 6 = PINT;
Pin 7 = SW3;          /* RTC Enable - Disable */
Pin 8 = RSEL;
```

```
/*
 * Outputs:
 */
```

```
Pin 12 = ROM;
Pin 13 = RAM;
Pin 14 = RTC;
```

```
/*
 * Internal Logic:
 */
```

```
rtc = !SW3 & RSEL & A11 & A12 & A13;
```

```
/*
 * Logic:
 */
```

```
ROM = PINT # rtc # !((SW1 & !SW2 & !A11 & !A12 & !A13) # (!SW1 & SW2 & !A12 & !A13) # (SW1 & SW2 & !A13));
RAM = PINT # rtc # ((SW1 & !SW2 & !A11 & !A12 & !A13) # (!SW1 & SW2 & !A12 & !A13) # (SW1 & SW2 & !A13));
RTC = PINT # !rtc;
```